2015-07-11 23:43:23 +00:00
|
|
|
#ifndef _STM32_DMA2D_H
|
|
|
|
|
#define _STM32_DMA2D_H
|
|
|
|
|
|
|
|
|
|
#define OPFCCR_ARGB8888 0x00
|
|
|
|
|
#define OPFCCR_RGB888 0x01
|
|
|
|
|
#define OPFCCR_RGB565 0x02
|
|
|
|
|
#define OPFCCR_ARGB1555 0x03
|
|
|
|
|
#define OPFCCR_ARGB4444 0x04
|
|
|
|
|
|
2016-06-26 09:07:21 +00:00
|
|
|
#define FGPFCCR_CM_ARGB8888 0x00
|
2015-07-11 23:43:23 +00:00
|
|
|
#define FGPFCCR_CM_RGB888 0x01
|
|
|
|
|
#define FGPFCCR_CM_RGB565 0x02
|
|
|
|
|
|
2018-11-03 00:51:23 +00:00
|
|
|
#define DMA2D_CR_MODE_R2M ((gU32)0x00030000) /* Register-to-memory mode */
|
|
|
|
|
#define DMA2D_CR_MODE_M2M ((gU32)0x00000000) /* Register-to-memory mode */
|
2015-07-11 23:43:23 +00:00
|
|
|
|
|
|
|
|
static void dma2d_init(void);
|
|
|
|
|
|
|
|
|
|
#endif /* _STM32_DMA2D_H */
|
